Alphawave IP is now Alphawave Semi, Learn More >
Silicon IP
PHY IP
1G to 224G SerDes PHY
PCIe PHY
UCIe Die-to-Die PHY
HBM PHY
Controller IP
Ethernet Controllers
Multi-Protocol Controllers
PCIe/CXL Controllers
Telco/OTN Controllers
UCIe Die-to-Die Controller
HBM Controllers
Subsystems
Ethernet Subsystem
PCIe/CXL Subsystems
UCIe D2D Subsystem
HBM Subsystem
AES IP
Chiplets
IO Chiplets
Accelerator Chiplets
Memory Chiplets
Custom Silicon
Front End Design
IP Development and Integration
Physical Design
Wafer Manufacturing
Advanced Packaging
Manufacturing Operations
Request for Quote
Connectivity Products
About
Resources
What’s New
Blog
Whitepapers
Factsheets
Technical Articles
Webinars and Videos
Company
Partnerships
Leadership
Awards
Environmental, Social and Corporate Governance
News
Press Releases
Events
End Markets
Careers
Investors
Understanding Alphawave Semi
Our Strengths
Financial Results
Events, Announcements and Presentations
Regulatory News
Financial Calendar
Covering Analysts
Corporate Governance
IPO
Share Price
FAQs
Contact
Search
Menu
Menu
SONET/SDH
OC192/STM-64 Framer –
Supported Data Rate: 10G/s
OC48/STM-16 Framer –
Supported Data Rate: 2.5G/s
OC12/4xOC3|STM-4/4xSTM-1 Framer –
Supported Data Rate: 622M/s
Download Factsheet
Source Direction
Support software programmable TOH bytes per bit with bit mask
Support external TOH insertion on all TOH bytes per bit with bit mask
Support software programmable on all POH bytes with bit mask
Support optional frame scrambling
Support B1/B2/B3 calculation and corruption via software mask or external TOH insert
Support software programmable AIS-P and AIS-L generation
Support JO and Jl trace messages
Support extended 64-byte Jl trace messages
Support statistic frame counts
Sink Direction
Provide software programmable FAS (Al/ A2) pattern for framer
Provide full TOH extraction to software
Provide full TOH extraction to external TOH extractor
Provide full POH extraction to software
Provide alarm detection and B1/B2/B3 error counts, Frame count, pointer negative/positive stuff counts
Provide consistency checked Kl, K2 & Sl bytes
Provide inconsistency alarm on Kl, K2 & Sl bytes
Provide detection on JO and Jl trace mismatches
Supported Alarm Detection and Interruption
LOS
OOF/LOF
AIS-L
RDI-L
AIS-P
LOP-P
PLM-P
LCD-P
Far end – AIS-P
Far end – LOP-P
Far end – PLM-P
Far end – LCD-P
JO & Jl mismatches
Kl, K2 & Sl consistencies
Kl, K2 & Sl inconsistencies
Pointer increment & decrement events
Pointer NDF event
Bl, B2 & B3 error alarms
Standard Compliance
ITU-T REC-G.707/Y.1332-01/2007
ITU-T G.783 (03/2006)
Telcordia GR-253-CORE
Download SONET/SDH Factsheet
Scroll to top