Breakthrough Gen3 UCIe IP subsystem achieves 64 Gbps per-I/O pin data rates and doubles shoreline bandwidth density, enabling scalable XPUs, and data center chiplet architectures with TSMC’s 3nm process.
Breakthrough Gen3 UCIe IP subsystem achieves 64 Gbps per-I/O pin data rates and doubles shoreline bandwidth density, enabling scalable XPUs, and data center chiplet architectures with TSMC’s 3nm process.